一種全數(shù)字前饋式時(shí)間交織模數(shù)轉(zhuǎn)換器時(shí)間誤差后臺校準(zhǔn)算法

鄧紅輝; 閆輝; 肖瑞; 陳紅梅

doi:10.11999/JEIT190052

一種全數(shù)字前饋式時(shí)間交織模數(shù)轉(zhuǎn)換器時(shí)間誤差后臺校準(zhǔn)算法

doi: 10.11999/JEIT190052

鄧紅輝^{1, 2},
閆輝¹,
肖瑞¹,
陳紅梅^{1, 2, ,}

1.
合肥工業(yè)大學(xué)微電子設(shè)計(jì)研究所合肥 230601
2.
教育部IC設(shè)計(jì)網(wǎng)上合作研究中心合肥 230601

基金項(xiàng)目: 國家自然科學(xué)基金(61704043)，合肥工業(yè)大學(xué)校博士專項(xiàng)科研基金(JZ2017HGBZ0955)

詳細(xì)信息

作者簡介:
鄧紅輝：女，1973年生，副研究員，碩士生導(dǎo)師，研究方向?yàn)槟M、混合信號集成電路設(shè)計(jì)低功耗電路設(shè)計(jì)

閆輝：男，1995年生，碩士生，研究方向?yàn)榧呻娐吩O(shè)計(jì)與測試

肖瑞：女，1995年生，碩士生，研究方向?yàn)榍度胧较到y(tǒng)綜合測試

陳紅梅：女，1986年生，博士，講師，研究方向?yàn)楦咚贁?shù)?；旌霞呻娐吩O(shè)計(jì)

通訊作者:
陳紅梅　hmchen@hfut.edu.cn

中圖分類號: TN911.72
計(jì)量
- 文章訪問數(shù): 3057
- HTML全文瀏覽量: 1050
- PDF下載量: 66
- 被引次數(shù): 0
出版歷程
- 收稿日期: 2019-01-18
- 修回日期: 2019-05-12
- 網(wǎng)絡(luò)出版日期: 2019-08-23
- 刊出日期: 2020-02-19

Fully Digital Feedforward Background Calibration of Time Skew for Sub-Sampling Time-interleaved Analog-to-digital Converter

Honghui DENG^{1, 2},
Hui YAN¹,
Rui XIAO¹,
Hongmei CHEN^{1, 2
, ,}

1.
Institute of Very Large Scale Integration Design of Hefei University of Technology, Hefei 230601, China
2.
Ministry of Education IC Design Web-cooperation Research Center, Hefei 230601, China

Funds: The National Natural Science Foundation of China (61704043), Hefei University of Technology Ph.D. Special Fund (JZ2017HGBZ0955)

摘要

摘要:
該文設(shè)計(jì)實(shí)現(xiàn)了一種全數(shù)字前饋式時(shí)間交織模數(shù)轉(zhuǎn)換器(TIADC)時(shí)間誤差校準(zhǔn)算法，其中采樣時(shí)間誤差提取采用改進(jìn)的時(shí)間誤差函數(shù)求導(dǎo)模塊的前饋式提取方法，可以提高在輸入信號頻率較高時(shí)誤差提取的準(zhǔn)確度；同時(shí)，為了降低誤差提取單元的復(fù)雜性，采用了以減法實(shí)現(xiàn)的時(shí)間誤差函數(shù)；最后，采用基于1階泰勒補(bǔ)償完成時(shí)間誤差的實(shí)時(shí)校正。仿真驗(yàn)證表明，應(yīng)用于4通道14位TIADC系統(tǒng)，當(dāng)輸入信號為多頻信號時(shí)，系統(tǒng)動(dòng)態(tài)性能無雜散動(dòng)態(tài)范圍(SFDR)從48.6 dB提高到80.7 dB。與傳統(tǒng)基于前饋校準(zhǔn)結(jié)構(gòu)對比，可以將有效校準(zhǔn)輸入信號帶寬從0.19提高到0.39，提高了校準(zhǔn)算法的應(yīng)用范圍。
- 時(shí)間交織模數(shù)轉(zhuǎn)換器 /
- 時(shí)間誤差數(shù)字校準(zhǔn) /
- 前饋式 /
- 時(shí)間誤差函數(shù)
Abstract:
A full digital feedforward Time-Interleaved Analog-to-Digital Converter (TIADC) time skew calibration algorithm is presented, the time skew estimation adopts the feedforward extraction method of the improved derivative module of time skew function, which can greatly improve the accuracy of skew estimation when the input signal frequency is high. At the same time, the time skew function is based on subtraction, in order to reduce the complexity of skew estimation unit. Finally, the time skew is corrected by using first-order Taylor compensation. The simulation results show that when the input signal is a multi-frequency signal, the Spurious-Free Dynamic Range (SFDR) increases from 48.6 dB to 80.7 dB, after adopting the proposed time skew correction for a 4-channal 14-bit TIADC system. Compared with the traditional feedforward calibration structure based on correlation operation, the effective calibration input signal bandwidth can be increased from 0.19 to 0.39, which greatly increases the application range of the calibration algorithm.
- Time-Interleaved Analog-to-Digital Converter (TIADC) /
- Digital calibration of time skew /
- Feedforward /
- Time skew function

HTML全文

圖 1 TIADC時(shí)間誤差的全數(shù)字校準(zhǔn)

下載: 全尺寸圖片幻燈片

圖 2 TIADC原理框圖

下載: 全尺寸圖片幻燈片

圖 3 G_f和r與輸入信號歸一化輸入頻率的關(guān)系

下載: 全尺寸圖片幻燈片

圖 4 r與${G_{x,\tau = {T_{\rm{s}}}}}/\gamma $的關(guān)系

下載: 全尺寸圖片幻燈片

圖 5 前饋式時(shí)間誤差校準(zhǔn)算法整體框圖

下載: 全尺寸圖片幻燈片

圖 6 誤差提取收斂情況

下載: 全尺寸圖片幻燈片

圖 7 歸一化輸入頻率為0.35時(shí)，校準(zhǔn)前后的頻譜圖

下載: 全尺寸圖片幻燈片

圖 8 不同輸入頻率下，改進(jìn)前后SNDR對比

下載: 全尺寸圖片幻燈片

圖 9 多頻輸入下的校準(zhǔn)結(jié)果

下載: 全尺寸圖片幻燈片

表 1 歸一化輸入頻率為0.35時(shí)，校準(zhǔn)前后性能參數(shù)表

	SNDR (dB)	SFDR (dB)	ENOB (bit)
校準(zhǔn)前	44.89	47.94	7.16
改進(jìn)前	57.54	60.56	9.27
改進(jìn)后	82.90	89.94	13.48

下載: 導(dǎo)出CSV

表 2 與現(xiàn)有技術(shù)的對比

性能特征	ISSCC 2014^[12]	ISCAS 2017^[15]	SPAWC 2011^[18]	TCAD-I 2012^[19]	本文結(jié)果
盲校準(zhǔn)	是	是	半盲校準(zhǔn)	是	是
任意奈奎斯特適用	否	否	是	是	否
需要添加參考通道	否	否	否	是	否
測試輸入	否	否	是	否	否
適用通道	任意	任意	2	任意	任意
前饋校準(zhǔn)	是	否	否	否	是
收斂時(shí)間(×T_s)	10 k	250 k	4 k	1.5 k	5 k

下載: 導(dǎo)出CSV

參考文獻(xiàn)(19)

RAZAVI B. Design considerations for interleaved ADCs[J]. IEEE Journal of Solid-State Circuits, 2013, 48(8): 1806–1817. doi: 10.1109/JSSC.2013.2258814

BLACK W and HODGES D. Time interleaved converter arrays[C]. 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, USA, 1980: 14–15.

EL-CHAMMAS M and MURMANN B. General analysis on the impact of phase-skew in time-interleaved ADCs[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2009, 56(5): 902–910. doi: 10.1109/TCSI.2009.2015206

STEPANOVIC D and NIKOLIC B. A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2013, 48(4): 971–982. doi: 10.1109/JSSC.2013.2239005

WANG Xiao, LI Fule, JIA Wen, et al. A 14-bit 500-MS/s time-interleaved ADC with autocorrelation-based time skew calibration[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(3): 322–326. doi: 10.1109/TCSII.2018.2849691

STRAAYER M, BALES J, BIRDSALL D, et al. 27.5 A 4 GS/s time-interleaved RF ADC in 65 nm CMOS with 4 GHz input bandwidth[C]. The 2016 IEEE International Solid-state Circuits Conference, San Francisco, USA, 2016: 464–465.

BENABES P, LELANDAIS-PERRAULT C, and LE DORTZ N. Mismatch calibration methods for high-speed time-interleaved ADCs[C]. The 12th IEEE International New Circuits and Systems Conference, Trois-Rivieres, Canada, 2014: 49–52.

WANG Yongsheng, LI Shanshan, WANG Ruoyang, et al. LMS-FIR based digital background calibration for the four-channel time-interleaved ADC[C]. The 12th IEEE International Conference on ASIC, Guiyang, China, 2017: 391–394.

LE DUC H, NGUYEN D M, JABBOUR C, et al. All-digital calibration of timing skews for TIADCs using the polyphase decomposition[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63(1): 99–103. doi: 10.1109/TCSII.2015.2483423

LIN C Y, WEI Y H, and LEE T C. A 10-bit 2.6-GS/s time-interleaved SAR ADC with a digital-mixing timing-skew calibration technique[J]. IEEE Journal of Solid-state Circuits, 2018, 53(5): 1508–1517. doi: 10.1109/JSSC.2018.2793535

QIU Yongtao, ZHOU Jie, LIU Youjiang, et al. An adaptive blind calibration technique for frequency response mismatches in M-channel time-interleaved ADCs[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(4): 702–706. doi: 10.1109/TCSII.2018.2871108

LE DORTZ N, BLANC J P, SIMON T, et al. 22.5 A 1.62 GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70 dBFS[C]. The 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, USA, 2014: 386–388.

LE DORTZ N, SIMON T, URARD P, et al. Method and device for use with analog to digital converter[P]. USA, US2014232575, 2014-11-18.

LE DUC H, NGUYEN D M, JABBOUR C, et al. Hardware implementation of all digital calibration for undersampling TIADCs[C]. The 2015 IEEE International Symposium on Circuits and Systems, Lisbon, Portugal, 2015: 2181–2184.

SALIB A, CARDIFF B, and FLANAGAN M F. A low-complexity correlation-based time skew estimation technique for time-interleaved SAR ADCs[C]. The 2017 IEEE International Symposium on Circuits and Systems, Baltimore, USA, 2017: 1–4.

YEN H T, VAN T, HAN L D, et al. Background calibration of multiple channel mismatches in time-interleaved ADCs[C]. The 3rd International Conference on Recent Advances in Signal Processing, Telecommunications & Computing, Ha Noi, Vietnam, 2019: 43–47.

WEI Hegong, ZHANG Peng, SAHOO B D, et al. An 8 bit 4 GS/s 120 mW CMOS ADC[J]. IEEE Journal of Solid-State Circuits, 2014, 49(8): 1751–1761. doi: 10.1109/JSSC.2014.2313571

HARRIS F, CHEN Xiaofei, VENOSA E, et al. Two channel TI-ADC for communication signals[C]. The 12th IEEE International Workshop on Signal Processing Advances in Wireless Communications, San Francisco, USA, 2011: 576–580.

CENTURELLI F, MONSURRO P, and TRIFILETTI A. Efficient digital background calibration of time-interleaved pipeline analog-to-digital converters[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2012, 59(7): 1373–1383. doi: 10.1109/TCSI.2011.2177003

相關(guān)文章

施引文獻(xiàn)

資源附件(0)

訪問統(tǒng)計(jì)