考慮偏置溫度不穩(wěn)定性的軟差錯率分析
doi: 10.11999/JEIT161113
國家自然科學(xué)基金(61432017, 61404092),上海電力學(xué)院人才啟動基金(K-2013-017),上海高校青年教師資助計劃項目(Z2015-074),上海市科委地方能力建設(shè)項目(15110500700)
Bias Temperature Instability-aware Soft Error Rate Analysis
The National Natural Science Foundation of China (61432017, 61404092), The Talented People Introduction Foundation of Shanghai University of Electric Power (K-2013-017), The Excellent University Young Teachers Training Program of Shanghai Municipal Education Commission (Z2015-074), The Project of Shanghai Science and Technology Committee Grant (15110500700)
-
摘要: 納米工藝下,老化效應(yīng)與軟差錯共同引發(fā)的集成電路可靠性問題至關(guān)重要。該文分析偏置溫度不穩(wěn)定性(BTI),包括負偏置溫度不穩(wěn)定性(NBTI)和正偏置溫度不穩(wěn)定性(PBTI)對軟差錯率的影響,提出從關(guān)鍵電荷值和延遲兩個因素綜合考慮。首先分析BTI效應(yīng)下兩個因素如何變化,推導(dǎo)了延遲受BTI影響的變化模型,介紹關(guān)鍵電荷的變化機理。然后探討將兩個因素結(jié)合到軟差錯率(SER)評估中,推導(dǎo)了融入關(guān)鍵電荷值的SER計算模型,提出將延遲的變化導(dǎo)入到電氣屏蔽中的方法?;贗SCAS89基準(zhǔn)電路上的實驗驗證了綜合兩種因素考慮BTI效應(yīng)評估SER的有效性和準(zhǔn)確性。
-
關(guān)鍵詞:
- 集成電路 /
- 偏置溫度不穩(wěn)定性 /
- 軟差錯率 /
- 關(guān)鍵電荷值 /
- 延遲
Abstract: Under nano-scaled technology, the Integrated Circuit (IC) reliability issues caused by both aging mechanism and soft error become very critical. In this paper, from critical charge and delay points of view, the effects of Bias Temperature Instability (BTI), including Negative BTI (NBTI) and Positive BTI (PBTI), on Soft Error Rate (SER) are analyzed. Firstly, how BTI affects critical charge and delay is focused on. The delay increasing model is derived, and the critical charge changing procedure is introduced. Further, using the derived SER computational model considering critical charge, and mapping the changed delay into electrical mask procedure, the SER is accurately calculated. Experimental results on ISCAS89 benchmark circuits show that, considering two factors of BTI, SER estimation has high accuracy. -
劉保軍, 蔡理, 劉小強, 等. 納米CMOS電路在單粒子效應(yīng)下可靠性研究進展[J]. 微納電子技術(shù), 2016, 53(1): 1-6. doi: 10.13250/j.cnki.wndz.2016.01.001. LIU Baojun, CAI Li, LIU Xiaoqiang, et al. Research advance in reliability for nano-meter CMOS circuits under single event effects[J]. Micronanoelectronic Technology, 2016, 53(1): 1-6. doi: 10.13250/j.cnki.wndz.2016.01.001. UEMURA T, LEE S, PARK J, et al. Investigation of logic circuit soft error rate (SER) in 14 nm FinFET technology[C]. IEEE International Reliability Physics Symposium, Pasadena, CA, 2016: 3B-4-1-3B-4-4. LI J and DRAPER J. Joint soft-error-rate (SER) estimation for combinational logic and sequential elements[C]. IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, PA, USA, 2016: 737-742. HOLCOMB D, LI W, and SESHIA S A. Design as you see FIT: System-level soft error analysis of sequential circuits[C]. DATE09 the Conference on Design, Automation and Test in Europe, Leuven Belgium, 2009: 785-790. 靳松. CMOS集成電路老化效應(yīng)的分析、預(yù)測及優(yōu)化[D]. [博士論文], 中國科學(xué)院研究生院, 2011. JIN Song. Analysis, forecasting and optimization technology research for aging effects of CMOS integrated circuit[D]. [Ph. D. dissertation], Graduate School of the Chinese Academy of Sciences, 2011. RAMAKRISHNAN K, RAJARAMAN R, SURESH S, et al. Variation impact on SER of combinational circuits[C]. 8th International Symposium on Quality Electronic Design (ISQED), Washington, DC, USA, 2007: 911-916. BAGATIN M, GERARDIN S, PACCAGNELLA A, et al. Impact of NBTI aging on the single-event upset of SRAM cells[J]. IEEE Transactions on Nuclear Science, 2010, 57(6): 3245-3250. doi: 10.1109/TNS.2010.2084100. HARADA R, MITSUYAMA Y, HASHIMOTO M, et al. Impact of NBTI-induced pulse-width modulation on SET pulse-width measurement[J]. IEEE Transactions on Nuclear Science, 2013, 60(4): 2630-2634. 10.1109/TNS.2012.2232680. LIN C Y H, HUANG R H-M, WEN C H-P, et al. Aging-aware statistical soft-error-rate analysis for nano-scaled CMOS designs[C]. International Symposium on VLSI design, Hstinchu, 2013: 1-4. 閆愛斌, 梁華國, 黃正峰, 等. 考慮NBTI效應(yīng)的組合電路軟差錯率計算方法[J]. 計算機輔助設(shè)計與圖形學(xué)學(xué)報, 2015, 27(8): 1562-1569. doi: 10.3969/j.issn.1003-9775.2015.08.026. YAN Aibin, LIANG Huaguo, HUANG Zhengfeng, et al. Aging-aware soft error rate analysis for nano-scaled CMOS circuits[J]. Journal of Computer-Aided Design Computer Graphics, 2015, 27(8): 1562-1569. doi: 10.3969/j.issn.1003- 9775.2015.08.026. ROSSI D, OMANA M, METRA C, et al. Impact of bias temperature instability on soft error susceptibility[J]. IEEE Transactions on VLSI Systems, 2015, 23(4): 743-751. doi: 10.1109/TVLSI.2014.2320307. ALAM M A and MAHAPATRA S. A comprehensive model of PMOS NBTI degradation[J]. Microelectronics Reliability, 2005, 45(1): 71-81. doi: 10.1016/j.microrel.2004.03.019. KHAN S, HAMIDIOUI S, KUKNER H, et al. BTI impact on logical gates in nano-scale CMOS technology[C]. IEEE International Symposium on Design Diagnostics of Electronic Circuits Systems, Tallinn, Estonia, 2012: 348-353. PAUL B C, KANG K, KUFLUOGLU H, et al. Negative bias temperature instability: Estimation and design for improved reliability of nanoscale circuits[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(4): 743-751. doi: 10.1109/TCAD.2006.884870. RABAEY J M. 數(shù)字集成電路設(shè)計透視[M]. 北京: 清華大學(xué)出版社, 1998: 133-134. RABAEY J M. Digital Integrated CircuitsA Design Perspective[M]. Beijing: Tsinghua University Press, 1998: 133-134. HALDUN K and MUHAMMAD A A. A generalized reaction- diffusion model with explicit H-H2 dynamics for negative- bias-temperature-instability (NBTI) degradation[J]. IEEE Transactions on Electron Devices, 2007, 54(5): 1101-1107. doi: 10.1109/TED.2007.893809. KRISHNAN A T, REDDY V, CHAKRAVARTHI S, et al. NBTI impact on transistor and circuit: Models, mechanisms and scaling effects [MOSFETs][C]. IEEE International Electron Devices Meeting, Washington, DC, USA, 2003: 14.5.1-14.5.4. -
計量
- 文章訪問數(shù): 1435
- HTML全文瀏覽量: 114
- PDF下載量: 333
- 被引次數(shù): 0