|
Kodandapani K L, Setlur R. Reed-Muller canonical forms in multivalued-logic[J].IEEE Trans. on Computers.1975, C-24:628-636[2]Mckenzie L, Almaini A E A, Miller J F, Thompson P. Optimization of Reed-Muller logic functions[J].Int. J. of Electron.1993, 75(3):451-466[3]趙小杰,吳訓(xùn)威.模代數(shù)在多值邏輯系統(tǒng)中的適應(yīng)范圍.科學(xué)通報(bào),1991,36(18): 1431-1433.[4]Fakowski B J, Rahardja S. Efficient computation of quarternary fixed polarity Reed-Muller expansions[J].IEE Proc. Comput. Digit. Tech.1995, 142(5):345-352[5]Stankvonic R S. Some remarks on Fourier transforms and differential operators for digital functions. Proc. IEEE 22nd ISMVL, Sendai, Japan: 1992, 365-370.[6]Hozumi T, Kamiura N, Hata Y, Yamato K. Multiple-valued logic design using multiple-valued EXOR. Proc. IEEE 25th ISMVL, Bloomington, Indiana: 1995, 290-295.[7]吳訓(xùn)威,著,陳偕雄,校.多值邏輯電路設(shè)計(jì)原理.杭州:杭州大學(xué)出版社,1994,20-25.[8]王伶俐,陳偕雄.模代數(shù)與普通代數(shù)的關(guān)系.杭州大學(xué)學(xué)報(bào)(自然科學(xué)版),1997, 24(1): 40-44.[9]Zilic Z, Vranesic Z. Current-mode CMOS Galois field circuits. Proc. IEEE 23rd ISMVL, Sacramento,[10]California: 1993. 245-250.
|
下載:
