雙端置數(shù)技術與高值CMOS觸發(fā)器設計
TWO-INPUTS PRESETTING TECHNIQUE AND DESIGN OF CMOS FLIP-FLOPS WITH A HIGH RADIX
-
摘要: 在分析以往高值觸發(fā)器困難的基礎上本文提出了雙端予置的邏輯設計方案。應用傳輸函數(shù)理論對四值CMOS觸發(fā)器進行了電路設計。結(jié)果表明,與存貯相同信息量的二個二值觸發(fā)器相比,它有較簡單的結(jié)構(gòu)與較快的工作速度。Abstract: By analysing the difficulty of previous flip-flops with a high radix,this paper proposes a logic design scheme with two presetting inputs. The circuit of a quaternary CMOS flip-flop is designed by using the transmission function theory. The result shows that its structure is simpler and its processing speed is higher than that of two binary flip-flops which store the equal information.
-
Post E L. Amer. J. Matb., 1921,43: 163-196.[2]Hurst S L. IEEE Trans. on C, 1984,C-33: 1160-1179.[3]Etiemble D, Israel M.[J].Computer.1988,21:28-[4]Wu X(吳訓威).Int. J[J].Cir. Theor. Appl.1992,20:349-356[5]Wu X(吳訓威),Prosser F.,Int[J].J. Electron.1988, 65:891-905[6]吳訓威,陳偕雄,Prosser F.中國科學,A輯,1989,(5): 528-536.[7]Chen X(陳偕雄),Wu X(吳訓威).Int. J[J].Electron.1989,67:829-838[8]Vranesic Z G. IEEE Trans. on C, 1977,C-26:1181-1182.[9]Etiemble D. Israel M. On the realization of multiple-valued flip-flops. IEEE Proa. Int. Symp on MVL, Evanston: 1980,16-23.[10]吳訓威,，陳偕雄.中國科學(A輯),1985,(7): 643-654.[11]Wu X(吳訓威),Prosser F. Ternary CMOS sequential circuits. IEEE Proc. Int. Symp on MVL. Palms De Mallorca: 1999. 397-313. -
計量
- 文章訪問數(shù): 2165
- HTML全文瀏覽量: 104
- PDF下載量: 423
- 被引次數(shù): 0
下載:
