萬棟義主編. 脈沖與數(shù)字電路. 北京:高等教育出版社, 1989, 333-361.[2]吳訓(xùn)威, 杭國強(qiáng). 絕熱計(jì)算原理與能量恢復(fù)型CMOS電路. 計(jì)算機(jī)學(xué)報(bào), 2000, 2(7): 779-784.[3]方振賢, 汪鵬君, 劉瑩. 絕熱電路穩(wěn)定性和三相時(shí)鐘同步時(shí)序電路. 電路與系統(tǒng)學(xué)報(bào), 2003, 8(4): 123-127.[4]Ng K W, Lau K T. Low power flip-flop design based on PAL-2N structure[J].Microelectronics Journal.2000, 31(2):113-116[5]Ng K W, Lau K T. ECRL-based low power flip-flop design[J].Microelectronics Journal.2000, 31(5):365-370[6]吳訓(xùn)威, 韋健, Pedram M. Low power design of sequential circuits using a quasi-synchronous derived clock. Proceedings of ASP-DAC, Yokohama, Japan, Jan. 2000, 345-350.[7]吳訓(xùn)威, Pedram M. Low power design on sequential circuits using T flip-flops[J].Int. J. Electronics.2001, 88(6):635-643[8]方振賢, 汪鵬君, 劉瑩. 二值、多值和絕熱電路通用的電路理論. 電子學(xué)報(bào), 2003, 31(2): 303-305.[9]李曉民, 仇玉林, 陳潮樞. 低電壓Charge-Recovery 邏輯電路設(shè)計(jì). 半導(dǎo)體學(xué)報(bào), 2001, 22(10): 1352-1356.[10]Kramer A, Denker J S, Flower B, Moroney J. 2ND order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. Proceedings of the International symposium on Low Power design, Data point, California, USA, April 1995, 191-196.[11]劉瑩, 方振賢. 靜態(tài)絕熱CMOS記憶電路和信息恢復(fù)能力. 半導(dǎo)體學(xué)報(bào), 2002, 23(12): 1326-1331.
|