|
順秋心,電子學(xué)報(bào),16 (1988)3, 42-47.[2]T. Higuchi, M. Kameyama, Ternary logic system based on T-gate, IEEE Proc. of 5th Int. Symp. on MVL., Bloomington, (1975), pp. 290-301.[3]M. Kameyama, T. Higuchi, Synthesis of optimal T-gate networks in multiple-valued logic, IEEE Proc. of 9th Int. Symp. on MVI,, Bath, (1979), pp. 190-195.[4]K. Y. Fang, A. S. Wojcik, Synthesis of multiple-valued logic functions based on a modular design approach, IEEE Proc. of 13th Int. Symp. on MVL, Kyoto, (1983), pp. 397-403.P. Klinkhachorn, R. Swartwout, Synthesis algorithm for minimal components in T-ULM network, IEEE Proc. of 13th Int. Symp. on MVL, Kyoto, (1983), pp.408-413.[5]M. Kameyama. T, Higuchi, IEEE Trans. on C, C-26(1977)12, 1297-1302.[6]S. L. Hurst, IEEE Trans on C, C-33(1984)12, 1160-1179.[7]V. H. Tokmen, S. L. Hurst, A consideration of universal-logic-modules for ternary synthesis based upon Reed-Muller coefficients, IEEE Proc. of 9th Int. Symp. on MVI., Bath, (1979), pp. 248-256.[8]Wu Xunwei, Chen Xiexiong, Scienaia Sinica (Series A), 26(1983)12, 1326-1337.[9]Z. Hu, X. Wu, The logic synthesis using ternary universal-logic-module Uh IEEE Proc. of 17th Int. Symp. on MVL, Boston, (1987), pp 250-259.[10]吳訓(xùn)威, 畢德祥, 電子學(xué)報(bào), 12(1984)3, 4-13.[11]Wu Xunwei, Chen Xiexiong, Scientia Sinica (Series A), 28(1985)11, 1208-1221.[12]萬棟義, 脈沖與數(shù)字電路, 第二版, 高等教育出版社, 北京, 1986年, 第273-278頁.
|
下載:
