E/D NMOS斬波穩(wěn)零運(yùn)算放大器
E/D NMOS CHOPPER-STABILIZED OPERATIONAL AMPLIFIER
-
摘要: 本文討論E/D NMOS斬波穩(wěn)零運(yùn)算放大器的設(shè)計(jì)方法,著重分析了斬波穩(wěn)零運(yùn)算放大器的失調(diào)因素,并導(dǎo)出了計(jì)算公式。 電路設(shè)計(jì)利用SPICE-Ⅱ程序進(jìn)行了計(jì)算機(jī)模擬,樣片的測(cè)試結(jié)果與分析結(jié)果一致。
-
關(guān)鍵詞:
Abstract: The design method of E/D NMOS chopper-stabilized operatinal amplifier is discussed. The offset factors are analyzed and a new formula is derived. The circuit design is simulated with SPICE-II and the experiment of test chip shows a satisfactory result. -
M. E. Hoff, Jr., J. Huggins and B. M. Warren, IEEE J. of SC, SC-14(1979), 47.[2]A. R. Hamade and E. Campbell, ISSCC Dig. Tecb. Papers, 1976, pp. 154, 155.[3]R. Poujois, B. Baylac, D. Barbier and J. M. Ittel, ibid., 1973, pp. 152, 153, 216, 217.[4]A. R. Hamade, IEEE J. of SC, SC-13(1978), 371.[5]易明銧,集成運(yùn)算放大器,科學(xué)出版社,1983, pp. 298-348.[6]D. Jones and R. W. Webb, Electronics, 46(1973), 110.[7]R. E. Suarez, P. R. Gray and D. A. Hodges, IEEE J. of SC, SC-10(1975), 379.[8]R. Poujois and J. Borel, ibid., SC-13(1978), 499.[9]王國(guó)裕,MOS模擬電路的噪聲模型與噪聲分析,清華大學(xué)碩士學(xué)位論文,1984.[10]A. Vladimirescu,田淑清譯,SPICE通用電路模擬程序用戶(hù)指南,清華大學(xué)出版社,1983.[11]章開(kāi)和,電子技術(shù)應(yīng)用.1983年,第12期,第13頁(yè). -
計(jì)量
- 文章訪(fǎng)問(wèn)數(shù): 4637
- HTML全文瀏覽量: 214
- PDF下載量: 795
- 被引次數(shù): 0
下載:
